

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/691,152	10/21/2003	Gregory Start	ALT-256	6613
36981	7590 01/18/2005		EXAMINER	
FISH & NEAVE IP GROUP			NGUYEN, LINH M	
ROPES & GRAY LLP 1251 AVENUE OF THE AMERICAS FL C3			ART UNIT	PAPER NUMBER
NEW YORK	K, NY 10020-1105	2816		
			DATE MAIL ED: 01/18/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/691,152	STARR, GREGORY			
		Examiner	Art Unit			
-	Th. MAN INC DATE (A):	Linh M. Nguyen	2816			
Period fo	The MAILING DATE of this communication app or Reply	lears on the cover sheet with	tne correspondence address			
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. The period for reply specified above is less than thirty (30) days, a reply operiod for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply y within the statutory minimum of thirty (3 vill apply and will expire SIX (6) MONTHS , cause the application to become ABANI	be timely filed 0) days will be considered timely. 6 from the mailing date of this communication. DONED (35 U.S.C. § 133).			
Status						
-	Responsive to communication(s) filed on <u>15 No.</u> This action is FINAL . 2b) This Since this application is in condition for allowar closed in accordance with the practice under Expression 1.	action is non-final.	·			
Disposit	ion of Claims					
5) <u></u> 6)⊠	 ✓ Claim(s) 1-84 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. ☐ Claim(s) is/are allowed. ✓ Claim(s) 1.32-46 and 77-84 is/are rejected. ✓ Claim(s) 2-31 and 47-76 is/are objected to. ☐ Claim(s) are subject to restriction and/or election requirement. 					
Applicat	ion Papers					
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>15 November 2004</u> is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Ex	re: a) \square accepted or b) \square old drawing(s) be held in abeyance. ion is required if the drawing(s)	See 37 CFR 1.85(a). is objected to. See 37 CFR 1.121(d).			
Priority ι	under 35 U.S.C. § 119	·				
a)l	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priorical application from the International Bureausee the attached detailed Office action for a list	s have been received. s have been received in Appl nty documents have been red u (PCT Rule 17.2(a)).	ication No ceived in this National Stage			
Attachmen	t(s)		•			
1) Notic 2) Notic 3) Inforr	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date		mary (PTO-413) ail Date mal Patent Application (PTO-152)			

Application/Control Number: 10/691,152

Art Unit: 2816

DETAILED ACTION

This office action is in response to the Applicant's Amendment filed on 11/15/2004.

By virtue of this amendment claims 1-84 are pending in the instant application.

Drawings

1. The drawing correction submitted on 11/15/2004 has been approved.

Claim Objections/Minor Informalities

2. Claims 1-3 and 46-48 are objected to because of the following informalities:

To clarify the claimed limitations it is suggested to:

a) delete "at least one of" in claim 1, line 15;

in claim 46, line 17;

b) delete "said at least one of" in claim 1, lines 18-19;

in claim 2, lines 3-4;

in claim 3, lines 5-6;

in claim 46, line 20;

in claim 47, lines 3-4;

in claim 48, lines 5-6.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2816

4. Claims 1, 32-33, 35-46, 77-78, and 80-84 are rejected under 35 U.S.C. 102(b) as being anticipated by Wang et al. (U.S. Patent No. 6,448,820).

With respect to claims 1 and 46, Wang et al. discloses, in Figs. 1,2 4A-B and 5, a phase-locked loop circuit [Fig. 5] for use in a programmable logic device, the phase-locked loop circuit having an input terminal for receiving an input signal [Fig. 5, REF] having a reference frequency and an output terminal for outputting an output frequency [Fig. 5, 510] phase-locked to the reference frequency, and comprising an oscillator [Fig. 5, 533] for producing the output frequency; and a feedback path feeding the oscillator, the feedback path accepting as inputs the reference frequency and the output frequency, and causing the oscillator to drive the output frequency to a phase-frequency lock with the reference frequency, the feedback path comprising at least one component connected therein; wherein the at least one component is programmably connectable to another portion of programmable logic device [Fig. 1, 121] for operation of the another portion of the programmable logic device with the at least one component.

With respect to claims 32 and 77, Wang et al. discloses, in Fig. 5, that the oscillator is a voltage-controlled oscillator.

With respect to claims 33 and 78, Wang et al. discloses, in Fig. 5, an output scaling counter [539] downstream of said output terminal.

With respect to claims 35 and 80, Wang et al. discloses, in Fig. 5, a feedback scaling counter [539] between output terminal and feedback path.

With respect to claim 36, Wang et al. discloses, in column 5, lines 61-62, that a programmable logic device comprising the phase-locked loop circuit.

Application/Control Number: 10/691,152

Art Unit: 2816

With respect to claims 37 and 81, Wang et al. discloses, in Fig. 1, a digital processing system comprising a) processing circuitry [101]; b) a memory [105] coupled to the processing circuitry; and c) a programmable logic device [121] coupled to the processing circuitry and the memory.

With respect to claims 38 and 82, Wang et al. discloses, in Fig. 1 and column 3, lines 16-19, a printed circuit board on which is mounted a programmable logic.

With respect to claims 39 and 83, Wang et al. discloses, in Fig. 1 and column 3, lines 16-21, that the printed circuit board further comprising memory circuitry [105] mounted on the printed circuit board and coupled to the programmable logic device [121].

With respect to claims 40 and 84, Wang et al. discloses, in Fig. 1 and column 3, lines 16-21, that the printed circuit board further comprising processing circuitry [101] mounted on the printed circuit board and coupled to the memory circuitry [105].

With respect to claim 41, Wang et al. discloses, in Fig. 1 and column 3, lines 16-21, an integrated circuit device comprising the phase-locked loop circuit.

With respect to claim 42, Wang et al. discloses, in Fig. 1 and column 3, lines 16-21, a digital processing system comprising processing circuitry; a memory coupled to said processing circuitry; and an integrated circuit device coupled to the processing circuitry and the memory.

With respect to claim 43, Wang et al. discloses, in Fig. 1 and column 3, lines 16-21, a printed circuit board on which is mounted an integrated circuit device.

Art Unit: 2816

With respect to claims 44, Wang et al. discloses, in Fig. 1 and column 3, lines 16-21, that the printed circuit board further comprising memory circuitry mounted on the printed circuit board and coupled to the integrated circuit device.

With respect to claim 45, Wang et al. discloses, in Fig. 1 and column 3, lines 16-19, that the printed circuit board further comprising processing circuitry mounted on the printed circuit board and coupled to the memory circuitry.

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 34 and 79 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wang et al. (U.S. Patent No. 6,448,820) in view of Linebarger et al. (U.S. Patent No. 6, 141, 394).

With respect to claims 34 and 79, Wang et al. discloses all of the claimed limitations as expressly recited in claims 1 and 46, except for the phase locked loop comprising an input scaling counter upstream of the input terminal.

Linebarger et al. discloses, in Fig. 4, a scaling counter [111] being coupled to the input of the phase detector [106] of a phase locked loop.

It would have been obvious to one of ordinary skill in the art at the time of the invention to configure a scaling counter connected to the input terminal to enable comparing frequencies that have similar values since such circuit arrangement of the scaling counter would enhance the synchronization process of the phase locked loop.

Application/Control Number: 10/691,152 Page 6

Art Unit: 2816

Allowable Subject Matter

7. Claims 2-31 and 47-76 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

- 7. The following is a statement of reasons for the indication of allowable subject matter:

 The closest prior art on record does not show or fairly suggest:
- A phase-locked loop circuit, in which that when the phase-locked loop circuit is not in use in a programmable logic device, the at least one component is available for use by the another portion of the programmable logic device, as called for in claims 2 and 47;
- A phase-locked loop circuit, in which that when the phase-locked loop circuit is in use in the programmable logic device, the another portion of the programmable logic device is available to be substituted in the phase-locked loop circuit for the at least one of the at least one component, as called for in claims 3 and 48;
- A phase-locked loop circuit, in which an at least one component comprises an analog front end circuit having the comparison signal as an input and outputting an analog voltage signal indicative of a comparison; an analog-to-digital converter having the analog voltage signal as an input and outputting a digitized voltage signal; a digital signal processor having the digitized voltage signal as an input and outputting a digital control signal; and a digital-to-analog converter having the digital control signal and outputting an analog control signal that is input to an oscillator, as called for in claims 4 and 49;
- A phase-locked loop circuit, in which an at least one component comprises a digital counter circuit having digital comparison signals as inputs and outputting digital count signals

Art Unit: 2816

indicative of a comparison; a digital signal processor having the digital count signals as inputs and outputting a digital control signal; and a digital-to-analog converter having the digital control signal and outputting an analog control signal that is input to an oscillator, as called for in claims 21 and 66;

Remarks

- 8. Applicant's arguments filed on 11/15/2004 have been fully considered but they are not completely persuasive.
- 9. Applicant's arguments, at pages 18-19 see Remarks, filed 11/15/2004; with respect to claims 2 and 3 have been fully considered and are persuasive. The rejections of claims 2 and 3 have been withdrawn.
- 10. With respect to the Applicant's argument on claims 34 and 79 at page 19, 2nd full paragraph, stating that Linebarger does not make up for the deficiencies of Wang in not showing or suggesting the claimed invention since Linebarger does not show a PLD at all; the examiner disagree with the argument given that a) Wang discloses in column 5, lines 63-65, that "DLL and PLL circuits are an important feature to minimize clock skew in such programmable integrated circuits as PLDs or FPGAs" and b) Linebarger discloses what Wang lacks which is a phase locked loop (PLL) having a scaling counter being coupled to the input of a phase detector, as indicated the suggestion to combine the references has been established by Wang to produce the claimed invention; thus rejections of claims 34 and 79 remain.
- 11. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Application/Control Number: 10/691,152 Page 8

Art Unit: 2816

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Inquiry

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh M. Nguyen whose telephone number is (703) 305-0414. The examiner can normally be reached on Alternate Mon, Tuesday - Friday from 7:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on (703) 308-4876. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

me he do

PRIMARY EXAMINER